IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

<u>Priority</u> Application Serial No	
Priority Filing Date	March 31, 2000
Inventor	Neal Margulis
Priority Group Art Unit	
Priority Examiner	
Attorney's Docket No	
Title: Computer System Controller Having	
Memory Control	•

PRELIMINARY AMENDMENT TO ACCOMPANY CONTINUATION APPLICATION FILING

To:

Box Patent Application

Assistant Commissioner for Patents

Washington, D.C. 20231

From:

Frederick M. Fliegel, Ph.D.

(Tel. 509-624-4276; Fax 509-838-3424)

Wells St. John P.S.

601 West First Avenue, Suite 1300

Spokane, WA 99201-3828

This is a preliminary amendment accompanying a Request for Continuation Application for the above-entitled patent application. Prior to examining the application, please enter the following amendments.

AMENDMENTS

In the Specification

Please replace the paragraph on page 1, immediately following the heading "RELATED APPLICATIONS" with the following clean replacement paragraph:

This patent application is a continuation application of U.S. Patent Application Serial No. 09/541,413, filed on March 31, 2000, entitled "Computer System Controller Having Internal Memory and External Memory Control," naming Neal Margulis as inventor, which is a continuation application of U.S. Patent Application Serial No. 08/926,666, filed on September 9, 1997, now U.S. Patent No. 6,118,462, which resulted from a continuation-in-part application of U.S. Patent Application Serial No. 08/886,237, filed on July 1, 1997, entitled "Computer System Having a Common Display Memory and Main Memory," naming Neal Margulis as inventor, now U.S. Patent No. 6,057,862, the disclosures of which are incorporated by reference.

In the Claims

Please amend the claims as follows:

Cancel claims 1-33 without prejudice.

New Claims

34. A computer system comprising:

a memory controller;

a common display memory and main memory comprising at least one internal memory subsystem contained in the memory controller and at least one external memory subsystem outside of the memory controller;

at least one multi-use memory channel operatively coupled to the at least one internal memory subsystem and the at least one external memory subsystem;

a memory channel data switch coupled to the memory controller and configured to dynamically allocate the at least one multi-use memory channel; and

a central processing unit (CPU) subsystem controller operably coupled to the memory channel data switch and the memory controller, the CPU configured to output control signals to the memory channel data switch and the memory controller.

35. The computer system of claim 34 further comprising a multiplexer configured to selectively couple at least one external memory subsystem to one of the at least one multi-use memory channels.

3

- 36. The computer system of claim 34 wherein one of the at least one internal memory subsystem and the at least one external memory subsystem is a display memory subsystem configured to be able to function as main system memory.
- 37. The computer system of claim 34 wherein at least one of the at least one internal memory subsystem and the at least one external memory subsystem includes a data manipulator containing a plurality of data storage elements.
- 38. The computer system of claim 34 further comprising a complete drawing buffer configured to permit a graphics engine to store display output data and transfer the display output data for subsequent display updates.
- 39. The computer system of claim 34 further comprising a computer display, a complete drawing buffer and a graphics engine, wherein the graphics engine is configured to be able to store output data in the drawing buffer for output to the computer display and to subsequently transfer the output data to the computer display for display updates.

40. A computer system comprising:

a display;

a memory controller;

common display memory and main memory comprising at least one of an internal memory subsystem included within the memory controller and configured to cooperatively couple therewith, and at least one of an external memory subsystem outside of the memory controller and configured to cooperatively couple therewith;

a plurality of memory channels operatively coupled to the common display memory and main memory, at least one of the plurality of memory channels configured as a multi-use memory channel;

a memory channel data switch operably coupled to the memory controller and to the plurality of memory channels and configured to allocate selected ones of the plurality of memory channels between the at least one internal memory subsystem and the at least one external memory subsystem;

a central processing unit (CPU) subsystem controller operably coupled to the memory channel data switch and the memory controller and configured to produce output signals to be applied to the memory channel data switch and memory controller;

a graphics/drawing and display subsystem operably coupled to the CPU subsystem controller, the memory channel data switch and the memory controller, the graphics/drawing and display subsystem being configured to

5

provide output signals to the memory channel data switch and the memory controller;

an arbitration and control engine operably coupled to the CPU subsystem controller, the graphics/drawing and display subsystem, the arbitration and control engine being configured to provide output signals to the CPU subsystem controller and to the graphics/drawing and display subsystem; and

a peripheral bus controller operably coupled to the memory channel data switch, the memory controller and the arbitration and control engine and configured to provide output signals to the memory channel data switch, the memory controller and the arbitration and control engine.

- 41. The computer system of claim 40 wherein at least one of the at least one internal memory subsystem and the at least one external memory subsystem includes DRAM memory.
- 42. The computer system of claim 40 wherein at least one of the at least one internal memory subsystem and the at least one external memory subsystem comprises a data manipulator containing a plurality of storage elements.

6

43. The computer system of claim 40 further comprising a computer display, a complete drawing buffer and a graphics engine, wherein the graphics engine can store output data in the drawing buffer for output to the computer display and subsequently transfer the output data to the computer display updates.

10042751..12102

REMARKS

Claims 1-33 have been canceled and claims 34-43 have been added.

Claims 34-43 remain in the application. Consideration of the application as

amended is requested.

New claims 34-43 are supported at least by text appearing at p. 7, line

11 through p. 24, line 18 of the application as originally filed. No new matter

is added by new claims 34-43. New claims 34-43 distinguish over the art of

record and are allowable.

Attached hereto is a marked-up version of the changes made to the

specification and claims by the current amendment. The attached page(s)

are captioned "Version with markings to show changes made."

In view of the foregoing, allowance of claims 34-43 is requested. The

Examiner is requested to phone the undersigned in the event that the next

Office Action is one other than a Notice of Allowance. The undersigned is

available for telephone consultation at any time during normal business hours

(Pacific Time Zone).

Respectfully submitted,

Dated: 10,700 By:

Frederick M. Fliegel, Ph.D.

Reg. No. 36,138

Version with markings to show changes made

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Priority Application Serial No 09/541,	413
Priority Filing Date March 31, 2	000
InventorNeal Marg	ulis
Priority Group Art Unit	
Priority Examiner Ulka J. Chau	
Attorney's Docket NoMA74-	
Title: Computer System Controller Having Internal Memory and Exte Memory Control	rnal

VERSION WITH MARKINGS TO SHOW CHANGES MADE TO ACCOMPANY PRELIMINARY AMENDMENT

Deletions are bracketed, additions are underlined.

In the Specification

The paragraph on page 1, immediately following the heading "RELATED APPLICATIONS" has been replaced with the following paragraph:

This patent application is a continuation application of U.S. Patent Application Serial No. 09/541,413, filed on March 31, 2000, entitled "Computer System Controller Having Internal Memory and External Memory Control," naming Neal Margulis as inventor, which is a continuation application of U.S. Patent Application Serial No. 08/926,666, filed on September 9, 1997, now U.S. Patent No. 6,118,462, which resulted from a continuation-in-part application of U.S. Patent Application Serial No. 08/886,237, filed on July 1, 1997, entitled "Computer System Having a Common Display Memory and Main Memory," naming Neal Margulis as

1

inventor, now U.S. Patent No. 6,057,862, the disclosures of which are incorporated by reference.

In the Claims

Claims 1-33 have been canceled without prejudice and claims 34-43 have been added.

Because the amendments to the claims merely cancel some claims and add others, no marked-up copies of claim amendments are required or provided.

END OF DOCUMENT

2

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

<u>Priority</u> Application Serial No
Priority Filing Date March 31, 2000
Inventor Neal Margulis
<u>Priority</u> Group Art Unit
<u>Priority</u> Examiner Ulka J. Chauhar
Attorney's Docket No
TITLE: Computer System Controller Having Internal Memory and External Memory
Control

Assistant Commissioner for Patents Washington, D. C. 20231
Attention: Official Draftsman

SUBSTITUTE DRAWING REQUEST

Please enter the enclosed substitute formal drawings in the above-referenced application in place of drawings originally filed. The content of the drawings are identical to those now on file in this application.

Acknowledgment of receipt of the formal drawings and their acceptance into the file is requested.

Respectfully submitted,

ite: 1000.00

Frederick M. Fliegel, Ph.D.

Reg. No.: 36,138

WELLS ST. JOHN P.S.

601 W. First Avenue, Suite 1300

Spokane, WA 99201-3828

(509) 624-4276

Enclosures: 12 Sheets of Formal Drawings, Figs. 1-12.

A2711201122N








FIG. 2
Prior Art
















FIG. 6














4



